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Neutral atoms can be trapped and manipulated with surface mounted microscopic current carrying
and charged structures. We present a lithographic fabrication process for such atom chips based
on evaporated metal films. The size limit of this process is below 1µm. At room temperature, thin
wires can carry more than 107A/cm2 current density and voltages of more than 500V. Extensive test
measurements for different substrates and metal thicknesses (up to 5 µm) are compared to models
for the heating characteristics of the microscopic wires. Among the materials tested, we find that
Si is the best suited substrate for atom chips.
Manipulation of neutral atoms using micro-structured
surfaces (atom chips) has attracted much attention in re-
cent years [1]. Atom chips promise to combine the merits
of microfabrication and integration technologies with the
power of atomic physics and quantum optics for robust
manipulation of atomic quantum systems. Extreme and
precise confinement in traps with large level spacing is
possible. Neutral atoms have been trapped by currents
flowing in microscopic wires fabricated on the atom chip
surface [2, 3], manipulated by electric fields [4], and even
cooled to Bose-Einstein condensates [5, 6, 7].
The demands on atom chips are high current densities
to create steep traps, and small structure sizes to create
complex potentials at a scale where tunneling and cou-
pling between traps can become important. Exceptional
high-quality fabrication is essential, since the smallest in-
homogeneities in the bulk of the wire or the fabricated
edges can lead to uncontrolled deviations of the current
flow and therefore to disorder potentials in the magnetic
guides and traps [8, 9, 10, 11, 12].
The fabrication process preferred by groups working
in the field is to grow thick wires from a thin patterned
layer using electroplating [13, 14, 15], which allow large
currents for trapping and manipulating the atoms.
In contrast, we have chosen to directly pattern up
to 5µm tall evaporated high-quality layers of gold us-
ing a photolithographic lift-off technique (Fig. 1). Wires
are defined by thin gaps in the evaporated gold sur-
face. These µm sized gaps only produce an insignificant
amount of stray light when the gold surface is used as a
(nearly perfect) mirror for laser cooling and atom imag-
ing. This technique was preferred because it results in
high surface quality and very smooth structure edges.
In our process, the substrate (Si or GaAs covered with
a SiO2 insulation layer or sapphire) is prepared with an
adhesion primer. To allow the evaporation of thick metal
layers, we spin up to 5µm thick films of image reversal
photoresist (AZ 5214E) onto the sample at low speed.
The resist is then exposed to UV-light through an e-beam
patterned mask. After developing the resist structure
(Fig. 1A), a Ti adhesion layer (35nm) and a thick Au
layer (1–5µm) are evaporated at a short distance from
the source at a rate of 5–40A˚/s. To achieve good surface
FIG. 1: Microscope images of chip details during and after
the fabrication. A: SEM picture of the resist structure. Its
thickness is 4.5µm, the undercut is 0.6µm. B: SEM image of a
typical fabricated wire. C: 1, 5, and 10µm wide Gold wires on
a fully fabricated chip. D: AFM picture of the gold surface.
The grain size is 50–80nm.
quality, care has to be taken in controlling the evapora-
tion speed and substrate temperature. The gold covered
resist structure is then removed in a lift-off procedure us-
ing acetone (if necessary in a warm ultrasonic bath) and
isopropanol as solvents. A second gold layer can be added
by repeating the above process. Some chips were covered
with a thin protective insulation layer of Si3N4. Finally,
the chips are cut or cleaved to the desired dimensions of
25× 30mm2.
The resulting gold surfaces (Fig. 1D) are smooth (grain
sizes < 80nm), and the wire edges are clearly defined.
The surface quality depends on adhesion properties and
the substrate smoothness. Semiconductor substrates (Si
and GaAs) gave better results than sapphire samples.
An important characteristic of atom chips is how much
current and voltage the microscopic wires can carry. The
achievable confinement of the atoms depends on the max-
imal potential gradient, which scales with the achievable
current density j.
To evaluate the fabrication process and to collect com-
prehensive data for the operation of the atom chips and
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FIG. 2: Temperature evolution of a 5µm wide, 1.4µm tall
wire mounted on a 700µm thick Si substrate with a 500nm
SiO2 isolation layer. The solid curves show measured data for
0.6A, 0.5A, and 0.3A current pulses. In one case (0.5A) also
the theoretical predictions (without fitting parameters) are
shown. The initial fast temperature increase (thin dashed-
dotted curve) occurs on a µs timescale. The analytical model
for the heat transport through the substrate (dotted curve)
holds only as long as the approximation of a half space sub-
strate is valid. A two-dimensional numerical model (dashed
curve) accurately reproduces the measurements.
their limits, a series of test chips was built incorporating
2mm long wires with widths of 2, 5, 10, 50, and 100µm
and heights ranging from 1-5µm on different substrates
(Si with 20nm or 500nm thick isolation layer, GaAs, and
sapphire). The test chips were mounted on a simple
sample holder, and the current and voltage character-
istics were measured under moderate vacuum conditions
(10−6mbar).
Regarding charges, both semiconducting (Si) and insu-
lating (sapphire) substrates tolerated voltages of > 300V
(> 500V for sapphire) across a gap of 10µm. This pro-
vides ample flexibility for manipulation of atoms in com-
parably deep potentials even at relatively large distances
from the surface by means of electrostatic fields [4].
The current characteristics were measured by pushing
a constant current through the wire and recording the
voltage drop, which yields the resistance of the wire. The
experiments were carried out in a pulsed manner similar
to the real atom chip experiments, allowing a cool down
time (typically ∼ 10s) between the pulses. Usually, we
arranged the length of the current pulses such that the
resistance rose by less than 50%. This proved to be a safe
procedure without damaging the wires. At stronger heat-
ing, the measurements were partly irreproducible (some-
times the wires were even destroyed).
The measurements show two timescales for the heating
process (Fig. 2). Immediately after switching the current,
the wires heat up on a µs timescale, seen as an increased
resistance in our experiments. This initial jump, which
was not resolved in our measurements, is followed by a
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FIG. 3: Comparison of the measured heating of wires of dif-
ferent widths [5µm (▽), 50µm (•)] to the two models (solid
and dashed lines; no fitting parameters used). A: The fast
heating process depends solely on the current density. B: For
the slow process, the wider wire exhibits a larger temperature
increase at equal current density.
slow rise of temperature, which was observed over the
full duration of the current pulses (up to 10s).
In order to gain insight into the relevant processes and
parameters, we compared our data with a simple model
for the heating of the substrate mounted wires. The heat
created in a wire of height h and width w carrying a
current density j = I/wh is given by ohmic dissipation.
Essentially, the heat is removed through heat conduc-
tion to the substrate, as thermal radiation is negligible
for the observed temperatures. The temperature evolu-
tion of the wire is determined by the heat flow through
the interface, which exhibits a thermal contact resistance
(thermal conductance k), and the heat dissipation within
the substrate, governed by the heat conductivity λ and
heat capacity (per volume) C. This leads to two very
different timescales for the heat removal:
The timescale of the first process (heat flow from the
wire to the substrate through the isolation layer) is given
by τfast =
CWh
k−hj2αρ where CW is the heat capacity (per
volume) of the wire, ρ its (cold) resistivity with a linearly
approximated temperature coefficient α. For typical pa-
rameters of our chips, this timescale (∼ 1µs) is so short
that the temperature difference between the wire and the
substrate
∆Tf (t) =
hρj2
k − hj2αρ
(1− e−t/τfast) (1)
saturates practically instantaneously, unless j exceeds
the limit of
√
k/hαρ. In this case, an exponential rise
of the temperature will lead to an almost instantaneous
destruction of the wire.
Our model for the fast heating process quantitatively
agrees with the data. While the initial temperature
rise is independent of the wire width (Fig. 3A), it de-
pends on the contact resistance to the substrate (Fig.
4A). The latter effect can clearly be seen by compar-
ing the data for two Si substrates with different insula-
tion layers. A 500nm thick SiO2 layer leads to stronger
heating than a 20nm thick layer. In order to find the
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FIG. 4: Heating of 5µm wide Au wires fabricated on a com-
mercial GaAs wafer (⋄), sapphire without isolation layer (◦),
and Si substrates with a 500nm (▽) and a 20nm (∗) thick
isolation layers. The heights of the wires are 1.4 µm (Si),
2.6 µm (sapphire) and 3.2 µm (GaAs). A: The prediction
of the model for the fast process (solid lines) is compared to
the wire resistances (in units of their respective cold resistance
R0) measured a few ms after the beginning of a current pulse.
The thermal contact resistance (k ∼ 106W/Km2) was used as
a fitting parameter. B: Slow heating process data taken af-
ter 1s of current flow. No fitting parameters were used to
compare the model (dashed lines).
optimal substrate, the values for the thermal conduc-
tance k were obtained from fitting the model to our data
(k = 6.5, 3.5, 2.6, 2.3×106W/Km2 for Si with 20nm SiO2,
sapphire, Si with 500nm SiO2, and GaAs, respectively).
The fitting is necessary, because k includes the conduc-
tance through the insulation layer and the contact re-
sistances at the individual material interfaces. The best
conductance was found for the Si substrate with the thin
SiO2 layer. The differences between the remaining data
are mainly due to different wire heights. In our experi-
ments Si substrates with thin isolation layers consistently
exhibited the lowest fast heating of typically ∆Tf ∼ 50K
corresponding to ∼ 20% resistance increase at 107A/cm2.
In a two dimensional model for the heat transport
within the substrate, we assume a line-like heat source
on the surface of a half space substrate. The tempera-
ture increase ∆Ts(t) at this point is then given by the
incomplete Γ function
∆Ts(t) =
hwρj2
2piλ
Γ
(
0,
Cw2
4pi2λt
)
≈
ρIj
2piλ
ln
(
4pi2λt
Cw2
)
(2)
Here, the (small) temperature dependence of the resis-
tivity is neglected.
For this slow heating process, the total heat dissipation
becomes important. Hence, wider wires heat up faster
than narrow ones for equal current density (Eq. 2 and
Fig. 3 B). In addition, the heat transport in Si is faster
than in the other tested materials due to its larger heat
conductivity (λGaAs ≈ λsapphire ≈ λSi/3). Fig. 4 shows
that the thin wires (1.4µm) mounted on Si heat up signif-
icantly less than the taller wires (∼ 3µm) fabricated on
sapphire or GaAs. In the latter case, the simple model
underestimates the temperature rise for large power dis-
sipation as predicted by the numerical heat equation in-
tegration. The analytical model is only valid as long
as the substrate can be treated as a heat sink. For
a thin substrate (typically 700µm) the heat transport
out of the substrate has to be taken into account for
longer times (typically after a few 100ms). Then a two-
dimensional numerical calculation accurately reproduces
the data (Fig. 2).
To conclude, we have presented a method for fabricat-
ing atom chips with a lithographic lift-off process. With
this process we produced wires that can tolerate high
current densities of > 107A/cm2. We have shown that
the temperature evolution of surface mounted microwires
agrees with a simple dissipation model. The optimal sub-
strate has a large heat conductivity and capacity and is
in good thermal contact with the wire. Si substrates with
thin oxide layers showed the best thermal properties of
the examined samples as well as good surface qualities.
The described fabrication process leads to very accurate
edge and bulk features. As a result, the disorder poten-
tials have been observed to be sufficiently small not to
fragment a cold thermal atomic cloud (T = 1µK) at a
distance of < 5µm from the wire [16].
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